

(43) Date of Printing by UK Office **19.08.1998**

10 ... control processor
100 ... test head
101 ... performance board
110 ... pin unit
200 ... test data frame
201 ... pattern generator
202 ... waveform shaping circuit
203 ... logic comparator circuit
204 ... logic memory
205 ... timing generator
211 ... power source
212 ... serial data transmitter-receiver

GB 2 322 203 A

FIG. 1




FIG. 2




FIG. 3





FIG.4






FIG. 5

FIG. 6




FIG. 7




FIG. 8





FIG. 9







FIG. 10

FIG.11






FIG. 12

INTEGRATED CIRCUIT DEVICE TESTER

BACKGROUND OF THE INVENTION

The present invention relates to an integrated circuit device tester for testing semiconductor integrated circuit devices (ICs) or large-scale integrated circuit devices (LSIs).

In Fig. 1 there is shown in block form the general configuration of an integrated circuit device tester in wide use. Reference numeral 100 denotes a test head and 200 a tester main frame. The test head 100 has a performance board 101 and a pin electronics 102 mounted thereon. The performance board 101 has a socket (not shown in particular) for contact with a device under test (hereinafter referred to as a DUT) to establish therethrough electric connections between it and the tester.

The pin electronics 102 has a driver group 103 for electrically driving the DUT, an analog comparator group 104 for checking response output signals read out of the DUT to determine if their H and L logic have normal voltage values, and a relay matrix 105 for switching the device groups that are connected to respective terminals of the DUT.

The tester main frame has a pattern generator 201, from which test pattern data (a digital signal) is output. The test pattern data and a timing edge signal from a timing generator are applied to a formatter 202, by which a pattern signal (a signal having an analog waveform) to be applied to each terminal of the DUT is generated. The pattern signal is

provided via a pattern transmission line 301 to the test head 100, wherein it is applied via the driver group 103 to each terminals of the DUT. Incidentally, a timing signal is also contained in the pattern signal that is sent over the pattern transmission line 103.

The comparison results by the analog comparator group 104 are sent via response signal transmission lines 302 back to the tester main frame 200, wherein they are logically compared by a logical comparator 203 with expectation patterns from the pattern generator 201 to detect a mismatch between them and consequently a failing part. Reference numeral 204 denotes a failure memory, in which upon each detection of a mismatch by the logical comparator 203, H or L logic representing a failure is written at an address where the failure occurred.

Reference numeral 205 denotes a timing generator. As regards the timing generator 205, the presence of a coarse delay circuit DY1 and a fine delay circuit DY2 will be described first, for convenience of describing later on that, according to the present invention, they are separately provided in the tester main frame 200 and the test head 100, respectively.

Conventionally, the timing generator 204 frequency-divides a reference clock CLK, shown in Fig. 2, Row A, to
25 obtain a rate pulse RAT (Fig. 2, Row B) that determines the test period or cycle T; besides, the timing generator 204 delays the rate pulse RAT by arbitrary time intervals to

generate various timing signals such as the rise and fall timing of the test pattern signal waveform, the strobe timing of the analog comparator group 104 and the timing for the comparing operation of the logic comparator 203.

5 Accordingly, the timing generator 202 has a number of delay circuits by which the rate pulse RATE can be delayed for arbitrary periods of time within the range of the test period T or within a several-fold range; these delay circuits are used to generate various timing signals which are delayed
10 behind the reference timing by arbitrary time intervals, such as timing signals T1 and T2 shown in Fig. 2, Rows C and D.

 These delay circuits in the timing generator 205 are formed by combinations of coarse delay circuits DY1 each of which counts the clock pulses CLK and provides a delay time
15 in units of the period τ_1 of the clock CLK and fine delay circuits DY2 each of which subdivides the range of the period τ_1 of the clock CLK to define a delay time; these delay circuits define the rise and fall timing of the test pattern signal by resolution on the order of picoseconds, for
20 instance.

 The tester main frame 200 further includes a DC test unit 206, a load test unit 207, a first reference voltage source 208 for setting voltage values V_{IH} and V_{IL} of H and L logic
 the pattern signal, a second reference voltage source 209
25 for supplying comparison voltages V_{OH} and V_{OL} to the analog comparator group 104, and a power supply unit 211 for applying voltage to the DUT for operation. The setting and

operation of the DC test unit 206, the load test unit 207, the first and second reference voltage sources 208 and 209 and the power supply unit 211 are controlled entirely by a control processor 10 via a control bus 11, together with
5 setting and operation of the pattern generator 201, the formatter 202, the failure memory 204 and the timing generator 205.

Fig. 3 schematically shows the connection between the test head 100 and the tester main frame 200. The tester main
10 frame 200 and the test head 100 are interconnected via a cable group 300. Since the tester main frame 200 and the test head 100 are interconnected via various signals lines as referred to previously with reference to Fig. 1, the number of cables housed in the cable group 300 is large.

15 There is a tendency that the number of IC terminals increases with an increase in the integration density of ICs. The speeding-up of IC operations also causes an increase in the number of cables of the cable group 300 that interconnects the tester main frame 200 and the test head
20 100. In a tester having a test capacity corresponding to, for example, 1000 IC terminals, the number of signals that are exchanged between the tester main frame 200 and the test head 100 is as large as tens of thousands; in addition, since twisted-pair, coaxial, multi-sealed and similar special
25 cables are used taking into account high speed, high accuracy, noise resistance and so forth, the actual number of conductors is several times larger than the number of signals

handled and the cable group 300 forms a big bundle accordingly, making it difficult to move the test head 100 (for mounting thereon or dismounting therefrom a handler, for instance).

5 Another disadvantage of the prior art is that even a slight increase in the length of the cable group 300 causes crosstalk between the cables, resulting in the test accuracy being impaired. Moreover, the transmission of such a large number of signals consumes much power, which means an
10 increase in the amount of heat generated and hence makes cooling hard, and the number of terminating resistors also increases. These factors constitute an obstacle to downsizing of the system.

SUMMARY OF THE INVENTION

15 It is therefore an object of the present invention to provide an integrated circuit device tester which permits suppression of crosstalk between signals as well as allows ease in handling the test head through minimization of the cable group interconnecting the tester mainframe and the test
20 head.

According to the present invention, there is provided an IC device tester which, under the control of a control processor, generates pattern data and expectation data by a pattern generator, formats the pattern data by a formatter
25 into a predetermined pattern waveform, applies the pattern waveform by a driver to an IC device under test at a reference voltage, compares the response signal from the IC

device under test by an analog comparator with a reference logical level to make a logical decision, compares the decided logic by a logic comparator with the expectation data from the pattern generator to decide whether or not the IC
5 under test is defective or nondefective, and writes failure data in a failure memory. The IC device tester comprises:

a tester mainframe provided with the control processor;
first serial data transceiver means provided in the tester mainframe, for outputting data, as serial data, which
10 is used to set the reference voltage for the driver and the reference logical level for the analog comparator;

electro-optic converter means provided in the tester mainframe, for converting the serial data to a lightwave signal;

15 a test head provided with the driver for applying a test pattern to the IC device under test and an analog comparator for deciding the logic of its response;

opto-electric converter means provided in the test head, for converting the lightwave signal to electrical serial
20 data;

second serial data transceiver means provided in the test head, for converting the serial data to parallel reference voltage data and parallel reference logical level data;

D/A converter means for converting the parallel reference
25 voltage data and the parallel reference logical level data to an analog reference voltage and a reference logical level and for setting them in the analog comparator and the logic

comparator, respectively; and

optical fiber means for interconnecting the electro-optic converter means and the opto-electric converter means.

According to the present invention, it is possible to
5 employ a configuration wherein data or various timing signals set for each IC terminal, which are sent from the tester mainframe to the test head, are transmitted as optical serial signal, received and converted by the serial data transceiver means in the test head into parallel signals for storage in
10 setting register means, and measured data and measured results are sent as lightwave signals back to the tester mainframe.

According to the present invention, the test head is further provided with a pattern memory and a formatter and
15 digital test pattern data by the pattern generator is sent as an optical serial signal to the test head for storage in the pattern memory. At the same time as the test starts, the test pattern data stored in the pattern memory is read out therefrom, then the read-out test pattern data (a digital
20 signal) is formatted by the formatter to an analog pattern signal, and the pattern signal is applied via the driver to the IC device under test.

With the configuration of the present invention, the optical transmission line is about 100 to 500 μ m in diameter
25 even if a plastic optical fiber is used therefor, and unlike in the case of transmitting electric signals, a two-way conductor is not needed for each channel; hence, the signal

transmission line can be reduced in diameter and in weight. With the configuration that transmits and receives optical serial signals, the number of optical fibers used can be made particularly small and the cable group can be made further
5 small-diametered and lightweight. Moreover, since the optical fiber transmits light only along its central portion, no crosstalk occurs. Accordingly, the length of cable group can be made long.

BRIEF DESCRIPTION OF THE DRAWINGS

- 10 Fig. 1 is a block diagram for explaining the prior art;
Fig. 2 is a waveform diagram for explaining the operation of the prior art;
Fig. 3 is a perspective view for explaining the prior art;
- 15 Fig. 4 is a block diagram illustrating an embodiment of the present invention;
Fig. 5 is a block diagram illustrating an example of the pin unit configuration in Fig. 4;
Fig. 6 is a perspective view for explaining an example of
20 the pin unit structure used in the embodiment of Fig. 5;
Fig. 7 is a perspective view for explaining an example of a structure for mounting the pin unit shown in Fig. 6;
Fig. 8 is a sectional view for explaining an example of an opto-electric compound board depicted in Fig. 7;
- 25 Fig. 9 is a block diagram illustrating another embodiment of the present invention;
Fig. 10 is a block diagram showing an example of the pin

unit structure in the embodiment of Fig. 9;

Fig. 11 is a block diagram illustrating still another embodiment of the present invention; and

Fig. 12 is a block diagram showing an example of the pin unit structure in the embodiment of Fig. 11.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 4 illustrates in block form an embodiment of the IC device tester according to the present invention. The present invention uses an optical fiber cable and a power supply wire cable to interconnect the tester mainframe 200 and the test head 100. The use of the optical fiber cables permits transfer of various test data, transfer of various set data and transmission of various timing signals. By limiting the use of the wire cable only to power supply and by using the optical fiber cable for as many connections as possible, the volume of the connection cable between the tester mainframe 200 and the test head 100 can be reduced.

In this embodiment, the DC test unit 206, the load test unit 207 and the first reference voltage source 208 provided in the tester mainframe 200 in Fig. 1 are shifted as their counterparts to the test head 100, and a serial data transceiver 212 and an optical input/output (I/O) module 213 are provided in the tester mainframe 200. On the other hand, a pin unit 110 is provided in the test head 100 as described later on with reference to Fig. 5. The pin unit 110 is equipped with the functions of the DC test unit, the load test unit and the first reference voltage source as well

as pin electronics. The optical I/O module 213 has electro-optic converters 2EO1 to 2EO5 and opto-electric converters 2OE1 to 2OE5. The optical I/O module 213 is connected to the pin unit 110 of the test head 100 via optical fibers OPF1 to
5 OPF10 and an optical coupling part 126.

The serial data transceiver 212 outputs and provides various set voltage data, load test conditions, DC test set data, relay matrix control data, etc. to the electro-optic converter 2EO1 and receives via the opto-electric converter
10 2OE1 DC test result data TX from the test head 100. The formatter 202 formats the test data pattern fed thereto into a predetermined form and provides it to the test head 100 via the electro-optic converter 2EO2. The timing generator 205 applies a timing edge signal to the formatter 202 and
15 generates and sends strobe signals STRB-H and STRB-L to the electro-optic converters 2EO4 and 2EO5, from which they are applied as optical strobe signals to the test head 100. The logic comparator 203 receives the test results (logical data obtained by deciding the results of analog comparison at the
20 strobe timing) from the test head 100 converted by the opto-electric converters 2OE4 and 2OE5 into electric signals, then compares them with expectation data EPD to decide whether or not the IC device under test (hereinafter referred to as a DUT) is nondefective, and write failure data in the failure
25 memory 204.

Fig. 5 illustrates in block form the configuration of the pin unit 110 in the Fig. 4 embodiment, which supplies a

pattern signal to one terminal P of the DUT and makes an analog comparison of a signal output from the terminal P and sends the comparison result to the test mainframe 200.

The pin unit 110 comprises, in this example, a pin
5 electronics 102A loaded with a driver 103A for driving one terminal P of the DUT, an analog comparator 104A and a load test circuit 117, a relay matrix 105, a local pin controller 111, a DC test unit 116 and an optical I/O module 113.

The optical I/O module 113 has opto-electric converters
10 OE1 to OE5 and electro-optic converters EO1 to EO5 and converts optical signals from the tester mainframe 200 by the opto-electric converters OE1 to OE5 into electric signals, which are used to run functional and DC tests.

The local pin controller 111 is made up of: a serial data
15 transceiver 111A for receiving a serial signal sent from the optical fiber OPF1 via the opto-electric converter OE1; register groups 111B, 111C and 111D which read therein serial data for various setting, received by the serial data transceiver 111A, and output it as parallel data for various
20 setting use; a D/A converter 11E for generating from the setting data, for example, voltages VIH and VIL for the driver 103A and comparison voltages VOH and VOL for the analog comparator 104A; and a relay control circuit 111F for
controlling the relay matrix 105 based on the parallel data
25 for relay control use from the register group 111D.

That is to say, voltage values of the voltage VIH of H logic and the voltage VIL of L logic for the driver 103A and

the comparison voltages VOH and VOL for the analog comparator 104A are stored in the register group 111B, from which they are provided as parallel data to the D/A converter 111E for conversion into analog voltage values, which are provided to
5 the driver 103A and the analog comparator 104A. Further, test conditions for operating the load test circuit 117 are also stored in the register group 111B, and the data read in the register group 111B is used for the load test, too.

Stored in the register group 111C are control signals
10 necessary for the DC test which, for example, in the test mode (voltage-applied current measuring mode/current-applied voltage measuring mode), control setting of the applied voltage/current value, setting of the measuring range, the start and stop of the measurements, and so on, and DC test
15 results. As required, the test results are transmitted to the tester mainframe 200 after being sent via the serial data transceiver 111A to and converted by the electro-optic converter E01 into an optical signal TX.

Stored in the register group 111D is a control signal for
20 controlling the relay matrix 105. The control signal is input into the relay control circuit 111F to control the pin electronics 102A and the relay matrix 105 to put them in the state corresponding to the test mode being set. That is, during the operation test, the driver 103A and the analog
25 comparator 104A are connected to the terminal P of the DUT and the DC test unit 116 is disconnected therefrom. During the DC test, the pin electronics 102A is disconnected from

the pin P of the DUT but instead the DC unit 116 is connected thereto.

In this way, the local pin controller 111 sets in the register groups 111B, 111C and 111D the conditions to be set
5 for each terminal P according to test modes. Since the data to be stored in the register groups 111B, 111C and 111D is sent as an optical serial signal RX, only one optical fiber OPF1 is enough as the transmission line therefor, and the optical signal RX sent over the optical fiber OPF1 is
10 converted by the opto-electric converter OE1 to an electric signal, which is input into the serial data transceiver 111A.

In this example, the data for various setting, stored in the register groups 111B, 111C and 111D is read out therefrom, as required, and converted by the electro-optic converter EO1
15 into the optical signal TX, which is sent via the optical fiber OPF2 back to the tester mainframe 200, wherein a check is made to see if the tester is correctly set.

The optical fiber OPF3 forms a pattern signal transmission line, over which the pattern signal to be
20 applied to the terminal P is sent as an optical signal PAT. The pattern signal PAT is converted by the opto-electric converter OE2 into an electric signal, which is applied to the driver 103A mounted in the pin electronics 102A and thence to the terminal P.

Transmitted over the optical fiber OPF4 is a driver control signal DRE which is used to control the state of the driver 103A during a functional test. In the case of taking

out the response signal from the DUT, the output terminal of the driver 103A is controlled by the controlled signal DRE to be high-impedance so that the response output signal can effectively read into the analog comparator 104A.

5 The optical fibers OPF5 and OPF6 form transmission lines over which strobe pulses for defining the timing of comparison of H- and L-logic levels in the analog comparator 104A are sent as optical signals STRB-H and STRB-L, respectively. The optical signal STRB-H is a pulse for
10 strobing the H-logic period of a signal that is read out of the DUT and the optical signal STRB-L a pulse for strobing the L-logic period of the read-out signal.

 These optical signals STRB-H and STRB-L are converted by the opto-electric converters OE5 and OE6 into electric
15 signals, which are applied as strobe pulses to the analog comparator 104A.

 The optical fibers OPF7 and OPF8 form transmission lines over which strobe pulses are send back to the tester mainframe 200 from the test head 100. The strobe pulses
20 RSTRB-H and RSTRB-L that are sent back to the tester mainframe 200 are given by the actual circuit arrangement a delay time during which they travel between the tester mainframe 200 and the analog comparator 104A and they are used as strobe pulses for a logic comparator provided in the
25 tester mainframe 200. That is, the decision results from the analog comparator 104A are sent over the optical fibers OPF7 and OPF8 to the tester mainframe 200 after being converted to

optical signals and input into the logical comparator; in this instance, to make the delay time of the transmission of the decision results and the delay time of the strobe pulses coincide with each other, the strobe pulses are made to
5 travel between the tester mainframe 200 and the test head 100. The optical fibers OPF9 and OPF 10 serve as transmission lines over which the decision results from the analog comparator 104A, that is, the functional test results of the DUT in this example, are sent as SH and SL back to the
10 tester mainframe 200.

As will be seen from the above, the embodiment of Fig. 4 permits implementation of signal exchanges between the tester mainframe 200 and the test head 100 by means of 10 optical fibers for each terminal P of the DUT. Even if plastic
15 optical fiber of a relatively large diameter as of 500 $\mu\phi$ is used, a bundle of 10 optical fibers is very small in diameter and even a bundle of as many as 10,000 optical fibers for 1,000 IC terminals is sufficiently smaller in diameter than the electric cable group 300 (see Fig. 3). While in the
20 above the return strobe pulses RSTRB-H and RSTRB-L are used to provide the timing for comparison by the logic comparator 203, it is also possible to generate the logical comparison timing by the timing generator 205 and provide it to the
comparator 203 as indicated by the broken line in
25 which case the optical fibers OPF7 and OPF8 are unnecessary and the number of optical fibers used can be reduced accordingly. Alternatively, it is possible to adopt a

construction wherein a mere analog comparator with no latch function is used as the analog comparator 104A of the test head 100 and hence is caused to successively perform the comparison without applying thereto the strobes STRB-H and
5 STRB-L, then the comparison results are sampled at the tester mainframe 200 side at the timing of the strobes STRB-H and STRB-L, and the sampled data is provided to the logic comparator 203.

Fig. 6 shows the structure of the pin unit 110 into which
10 the respective components shown in Fig. 5 are assembled together for each pin of the DUT. On a wiring board 110B in the case 110A there are mounted an integrated circuit element forming the local pin controller 111, an integrated circuit element forming the DC test unit 116, the pin electronics
15 102A loaded with the driver 103A, the analog comparator 104A and the load test circuit 117, the relay matrix 105, the optical I/O module 113, an electrical connector 114 for power supply, and a connector 115 for connection to or
disconnection from the performance board. Reference numeral
20 112 denotes a radiation block.

Fig. 7 illustrates an example of a structure for mounting the pin unit 110 on the test head 100. Reference numeral 121 denotes an opto-electric compound board. The opto-electric compound board 121 has such a construction as shown in Fig.
25 8. A multi-layered electric wiring layer 122 has in its one surface an optical-fiber embedded layer 123 in which optical fibers OPF are embedded therein side by side with their inner

ends cut at 45 degrees as indicated by S1; the oblique end face of each optical fiber is directed toward the electric wiring layer 122 so that light propagating over the optical fiber is reflected off in the direction perpendicular to the wiring board surface, and the optical I/O module 113 mounted in the pin unit 110 (Fig. 6) is placed in the direction of reflection to establish optical coupling between the optical fiber OPF and the optical I/O module 113 of the pin unit 110.

The optical fiber OPF has its other end exposed at the end face of the wiring board. By optically coupling an optical fiber cable 124 (see Fig. 7) extended from the tester mainframe 200 (not shown in particular in Fig. 7) to the exposed end face S2 of the optical fiber OPF, the tester mainframe 200 and the pin unit 110 provided at the side of the test head 100 can be connected via an optical transmission line. Incidentally, the electric connector 114 mounted in the pin unit 110 (Fig. 6) is electrically connected via an ordinary electric connection structure to the electric wiring layer 122, through which it is connected to the tester mainframe 200.

In Fig. 7, reference numeral 125 denotes an electric cable for power supply use which is extended from the tester mainframe 200, 126 an optical coupling part formed in the wiring board 121, and 127 an electric connector. By connecting the optical I/O module 113 and the electric connector 114 of the pin unit 110 to the optical coupling part 126 and the electric connector 127,

respectively, the pin unit 110 is connected to the tester mainframe 200.

Large numbers of optical coupling parts 126 and electric connectors 127 are formed in the surface of the opto-electric compound board 121 so that a desired number of pin units 110 can be mounted thereon. While in the above the opto-electric compound board 121 has been described to be used for the interconnection of the pin unit 110 and the optical fiber cable 124, the opto-electric compound board 121 need not always be employed, in which case the pin unit 110 and the optical fiber cable 124 may be interconnected via an optical connector that is mounted in the surface of the electric wiring layer. Alternatively, the optical fiber cable 124 and the electric cable 125 may be connected directly to the pin unit 110 by connecting an optical connector and an electric connector to the end portions of the optical fiber cable 124 and the electric cable 125, respectively.

Reference numeral 128 in Fig. 7 denotes a cooling frame which mechanically supports the pin unit 110 and at the same time has a function of cooling it. The cooling frame 128 has a number of unit housing holes 128A, which are each surrounded, for example, by double-structured walls that define therebetween a passage for cooling water. Reference numerals denote cooling water inlet and outlet ports, respectively.

On the top end face of the pin unit 110 there are planted upright electric connectors, through which the pin unit 110

is electrically connected to the performance board 101. Incidentally, Fig. 7 shows the case where plural pin units 110-A are mounted directly on the top of the performance board 101 with a view to minimizing the length of electric wiring for their connection to IC devices under test; hence, this configuration is particularly suitable for testing high-speed IC devices.

Fig. 9 illustrates another embodiment of the present invention. In this embodiment the formatter 202 and the logic comparator 203 provided in the tester mainframe 200 in the Fig. 4 embodiment are removed therefrom to the test head 100 to eliminate the need for exchanging the strobe signals between the tester mainframe 200 and the test head 100 and hence reduced the number of optical fibers used correspondingly. Accordingly, pattern data PAD generated by the pattern generator 201 is converted by the electro-optic converter 2E02 into an optical signal, which is applied via the optical fiber OPF3 to the pin unit 110 of the test head 100, and in a waveform or format controller 130 shown in Fig. 10 the test pattern signal of a real waveform is generated from the pattern data PAD and applied to the DUT. The response signal from the DUT is compared with an expected value in the pin unit 110 and the comparison results (failure data DAT) are converted into an optical signal which is sent over the optical fiber OPF7 to the mainframe 200, wherein it is written in the failure memory 204 after being converted by the opto-electric converter 20E2 into an

electric signal.

Fine control of the delay time for the timing generator 205 in Fig. 4, which is shorter than the clock period, is effected at the test head side. The timing generator 205
5 generates the clock signal CLK, the rate signal RATE subjected to delay control in units of the clock period and fine delay control data DCT for fine delay control, which are converted by the electro-optic converters 2E04, 2E05 and 2E03 into optical signals, and these optical signals are supplied
10 to the test head 100 via the optical fibers OPF5, OPF6 and OPF4.

As shown in Fig. 10, the test head 100 is provided with the waveform or format controller 130 as well as the local pin controller 111 and the DC test unit 116 and is so
15 configured as to generate a pattern signal and perform a logical comparison operation by the format controller 130. That is, the format controller 130 is also provided with a serial data transceiver 131, which receives a serial signal of the test pattern data PAD sent over the optical fiber OPF3
20 from the pattern generator 201 (Fig. 9) and applies it to the formatter 132, wherein a pattern signal of an analog waveform is generated.

With a view to avoiding upsizing of the test head 100, only the fine delay circuit DY1, referred to previously with
25 reference to Fig. 1, is removed from a timing generator 133 to the test head side to reduce the circuit scale of the timing generator 133 in the test head 100. Accordingly, in

this example the rate pulse, coarsely delayed by the coarse delay circuit DY1 in units of the clock period at the tester mainframe 200, is converted by the electro-optic converter 2E05 into an optical signal and this optical rate pulse RATE
5 is sent over the optical fiber OPF4 to the pin unit 110. This optical signal is converted by the opto-electric converter OE3 into the rate pulse RATE and applied as an electric rate pulse RATE to the timing generator 133, wherein it is finely delayed and distributed therefrom as timing
10 signal to respective parts. The fine delay control data DCT is input into a timing controller 135 from the optical fiber OPF5 via the serial data transceiver 131. The fine delay control data DCT is used to control the timing generator 133 by the timing controller 135.
15 A logic comparator 134 makes a logical comparison between the test pattern data PAD (a digital signal) input into the formatter 132 and the response signal from the DUT and sends the comparison result as a failure signal FDAT to the serial data transceiver 131, from which it is sent to the electro-
20 optic converter E05 for conversion into an optical signal, which is sent over the optical fiber OPF7.

Fig. 11 illustrates in block form still another embodiment of the present invention. In this embodiment the pattern generator 132, the failure memory 134 and the timing
25 generator 205 are further removed to the test head side in the Fig. 9 embodiment and a serial data transceiver 214 is added to the tester mainframe 200 and is so configured as to

transmit data necessary for pattern generation via the optical fiber OPF4 and receive the test results via the optical fiber OPF5. With this configuration, the total number of optical fibers used is smaller than in the Fig. 9
5 embodiment.

With the view of generating a pattern signal at the test head side, the pin unit 110 of the test head 100 in this embodiment is provided, as depicted in Fig. 12, with a timing memory 141, a pattern memory 142 and failure memory 143 in
10 association with the format controller 130.

The serial data transceiver 214 sends, in advance, pattern data RXX as a serial signal via the optical fiber OPF4 to the pattern memory 142 for storage therein. Furthermore, the serial data transceiver 214 utilizes an idle
15 time to send the delay control data (timing data) DCT via the optical fiber OPF5 to the timing memory 141 for storage therein. Hence, prior to the start of test, data for all terminals of the DUT is sent from the tester mainframe 200 to the respective pin units 110 provided in the test head 100
20 for storage.

At the same time as the test starts, the pattern data PAD is read out from the pattern memory 142 and is provided to the formatter 132 for conversion into a pattern signal of an analog waveform. The delay control data DCT is also read out
25 of the timing memory simultaneously with the readout of the pattern data PAD and is provided to the timing generator 133, wherein the rate signal RATE representative of the test

period is generated from the clock signal CLK. The rate signal RATE is delayed by very short time intervals corresponding to the delay control data DCT to produce various timing signals, which are applied to the formatter 5 132, the analog comparator 104A and the logic comparator 134, thereby defining the timing for respective comparison, the timing for rise and fall of the pattern signal, and so forth.

Upon each detection of a mismatch by the logic comparator 134, a signal of H logic, for instance, which represents a 10 failure, is written in the failure memory 143 at a failure occurrence address. In an idle time during the test or at the end of the test, the failure data (test results) thus stored in the failure memory 143 is sent via a memory bus MBUS and the serial data transceiver 131 to the electro-optic 15 converter EO2 for conversion into an optical signal TXX, which is sent over the optical fiber OPF5 to the tester mainframe 200.

EFFECT OF THE INVENTION

As described above, according to the present invention, 20 the data, clock and other signals, which are exchanged between the tester mainframe 200 and the test head 100, are all transmitted over optical fibers. The diameter of such an optical fiber is approximately 500 $\mu\phi$ at the largest and is offenerly smaller than the electric cable. Accordingly 25 even if the number of optical fibers used is the same as the number of conventional electric cables, the bundle of optical fibers is smaller in diameter than the bundle of electric

cables. Furthermore, since the optical fibers are lighter than the electric cables, the bundle of optical fibers is lightweight and easy to handle.

By using the serial data transceivers 111A and 131 as
5 shown in Fig. 9 or 11, the number of cables used can be reduced. In particular, the provision of the pattern memory 142, the timing memory 141 and the failure memory 143 as depicted in Fig. 11 makes it possible to transmit different
10 signals over common optical fibers. Hence, the number of optical fibers used for each terminal of the DUT can be reduced down to about six as shown in Fig. 11. This leads to reduction of the diameter of the cable group 300 that interconnects the tester mainframe 200 and the test head 100.

Since the optical fiber does not much attenuate light and
15 is free from leakage of light, it is possible to keep the tester mainframe 200 and the test head 100 separated far apart. Accordingly, the tester mainframe 200 that generate a large amount of heat can be placed in a room different from that where the test head 100 is placed, or only the test head
20 100 can be disposed in a clean room, for instance. Besides, since optical signals are used to exchange various signals, there is not need of providing a terminating resistor in each signal transmission line. This also present an advantage of offering a tester of small heat generation.

25 It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.

WHAT IS CLAIMED IS:

1. An integrated circuit device tester which, under the control of a control processor, generates pattern data and expectation data by a pattern generator, formats said pattern data by a formatter into a predetermined pattern waveform, applies said pattern waveform by a driver to an IC device under test at a reference voltage, compares a response signal from said IC device under test by an analog comparator with a reference logical level to make a logical decision, compares the decided logic by a logic comparator with expectation data from said pattern generator to decide whether or not said IC under test is defective or nondefective, and writes failure data in a failure memory, said IC device tester comprising:

a tester mainframe provided with said control processor;

first serial data transceiver means provided in said tester mainframe, for outputting data, as serial data, which is used to set said reference voltage for said driver and said reference logical level for said analog comparator;

electro-optic converter means provided in said tester mainframe, for converting said serial data to an optical signal;

a test head provided with said driver for applying a test pattern to said IC device under test and an analog comparator for deciding the logic of its response;

opto-electric converter means provided in said test head, for converting said optical signal to serial data of an electric signal;

second serial data transceiver means provided in said test head, for converting said serial data to parallel reference voltage data and parallel reference logical level data;

D/A converter means provided in said test head, for converting said parallel reference voltage data and said parallel reference logical level data to an analog reference voltage and a reference logical level and for setting them in said driver and said analog comparator, respectively; and

optical fiber means for interconnecting said electro-optic converter means and said opto-electric converter means.

2. The tester of claim 1, wherein said second serial data transceiver means includes register means for holding received serial data and outputting it as various setting parallel data.

3. The tester of claim 2, which further comprises a DC test unit in said test head and in which a control signal to said DC test unit is transmitted as an optical serial signal from said tester mainframe to control said DC test unit to conduct a DC test of said IC device under test.

4. The tester of claim 3, wherein said second serial data transceiver means stores data set for each terminal and DC test results in said register means of said test head and transmits said set data and said DC test results as optical serial signals to said tester mainframe.

5. The tester of claim 4, wherein: a pattern signal to be applied to said IC device under test is fed as an optical

signal for each terminal of said IC device under test from said tester mainframe to said test head and is applied to said IC device under test via said driver provided in said test head; a signal read out of said IC device under test is checked by said analog comparator to decide whether it has a normal H- or L-logic voltage; and the decision result is converted by said electro-optic converter means into an optical serial signal for said each terminal of said IC device under test and sent via said optical fiber means to said tester mainframe.

6. The tester of claim 3, wherein: third serial data transceiver means, said formatter and said logic comparator are provided in said test head in correspondence with each terminal of said IC device under test; digital pattern data is sent as a optical serial signal for said each terminal from said tester mainframe to said test head and is received and converted therein by said third serial data transceiver means to parallel pattern data; said parallel pattern data is converted by said formatter to an analog pattern signal; said pattern signal is applied via said driver to said each terminal; a signal read out of said IC device under test is checked by said analog comparator to decide whether its logical level is normal or not; the decision result is subjected to logical comparison by said logic comparator with digital expectation pattern data from said tester mainframe; and the logical comparison result is sent as an optical serial signal to said tester mainframe via said third

serial data transceiver means.

7. The tester of claim 6, wherein: said test head is provided with a timing generator; digital timing data sent as an optical serial signal is provided to said timing generator after being converted by said third serial data transceiver means to parallel signals; and operations of said formatter, said logic comparator and said analog comparator are controlled following a timing signal from said timing generator.

8. The tester of claim 3, wherein: said test head is provided with a pattern memory, a failure memory and a timing memory; pattern data and timing data sent as optical signals from said tester mainframe to said pattern memory and said timing memory are prestored therein; at the same time as a test start, said pattern data and said timing data are read out from said pattern memory and said timing memory and provided to said formatter and said timing generator to generate therefrom a pattern signal and a timing signal; a functional test of said IC device is conducted using said pattern signal and said timing signal; the results of said functional test are obtained by said logic comparator and stored in said failure memory; and said stored data is sent as an optical signal to said tester mainframe.

9. An integrated circuit device tester which, under the control of a control processor, generates pattern data and expectation data by a pattern generator, formats said pattern data by a formatter into a predetermined pattern waveform,

applies said pattern waveform by a driver to an IC device under test at a reference voltage, compares a response signal from said IC device under test by an analog comparator with a reference logical level to make a logical decision, compares the decided logic by a logic comparator with expectation data from said pattern generator to decide whether or not said IC under test is defective or nondefective, and writes failure data in a failure memory, said IC device tester comprising:

a tester mainframe provided with said control processor, said pattern generator, said formatter, said logic comparator and said failure memory;

first electro-optic converter means provided in said tester mainframe, for converting an output test pattern waveform from said formatter to an optical signal;

a test head provided with said driver and said analog comparator;

first opto-electric converter means provided in said test head, for converting a test pattern waveform provided thereto as an optical signal into a test pattern waveform of an electric signal and for applying it to said driver;

second electro-optic converter means provided in said test head, for converting the result of comparison by said analog comparator into an optical signal;

second opto-electric converter means provided in said tester mainframe, for converting said comparison result provided thereto as said optical signal into an electric signal and for applying it to said logic comparator;

first optical fiber means interconnecting the output of said second electro-optic converter means and the input of said first opto-electric converter means, for transmitting a test pattern optical signal from the former to the latter; and

second optical fiber means interconnecting the output of said second electro-optic converter means and the input of said second opto-electric converter means, for transmitting a comparison-result optical signal from the former to the latter.

10. The tester of claim 9 further comprising*

first serial data transceiver means provided in said tester mainframe, for outputting, as serial data, data for setting said reference voltage for said driver and said reference logical level for said analog comparator;

Third electro-optic converter means provided in said tester mainframe, for converting said serial data to an optical signal;

third opto-electric converter means provided in said test head, for converting said optical signal to serial data of an electric signal;

second serial data transceiver means provided in said test head, for receiving said serial data and outputting it as parallel reference voltage data and as parallel reference logical level data;

D/A converter means provided in said test head, for converting said parallel reference voltage data and said

parallel reference logical level data to an analog reference voltage and an analog reference logical level and for setting them in said driver and said analog comparator, respectively; and

third optical fiber means interconnecting said third electro-optic converter means and said third opto-electric converter means.

11. The tester of claim 10, wherein said second serial data transceiver means includes register means for holding received serial data and for outputting it as parallel data for various setting.

12. The tester of claim 11, which further comprises a DC test unit in said test head and in which a control signal to said DC test unit is transmitted as an optical serial signal from said tester mainframe to control said DC test unit to conduct a DC test of said IC device under test.

13. The tester of claim 12, wherein said second serial data transceiver means stores data set for each terminal of said IC device under test and DC test results in said register means of said test head and transmits said set data and said DC test results as optical serial signals to said tester mainframe.

14. The tester of claim 3, 4, 12, or 13, which further comprises a relay means in said test head for selectively connecting the output of said driver and the output of said DC test unit to said IC device under test.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP97/04130

A. CLASSIFICATION OF SUBJECT MATTER

Int. Cl⁶ G01R31/319

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int. Cl⁶ G01R31/28-31/3193, H01L21/64-21/66

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho	1940 - 1996	Jitsuyo Shinan Toroku
Kokai Jitsuyo Shinan Koho	1971 - 1998	Koho
Toroku Jitsuyo Shinan Koho	1994 - 1998	1996 - 1998

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP, 61-117472, A (Yokogawa Hokushin Denki K.K.), June 4, 1986 (04. 06. 86), Page 2, lower right column, line 13 to page 3, lower left column, line 10; Fig. 2	9
Y	Page 2, lower right column, line 13 to page 3, lower left column, line 10; page 4, upper right column, lines 2, 3; Fig. 2 (Family: none)	1-8, 10-14
Y	JP, 60-219571, A (Yokogawa Hokushin Denki K.K.), November 2, 1985 (02. 11. 85), Page 3, upper right column, line 17 to lower left column, line 13; Fig. 2 (Family: none)	1-2, 5, 10-11
Y	Microfilm of the specification and drawings annexed to the request of Japanese Utility Model Application No. 127297/1989 (Laid-open No. 65987/1991) (Yokogawa Electric Corp.), June 26, 1991 (26. 06. 91), Page 9, line 4 to page 10, line 6; Fig. 4	3-8, 12-14

☒ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

February 10, 1998 (10. 02. 98)

Date of mailing of the international search report

February 24, 1998 (24. 02. 98)

Name and mailing address of the ISA/

Japanese Patent Office

Facsimile No.

Authorized officer

Telephone No.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP97/04130

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP, 5-273315, A (Fujitsu Ltd.), October 22, 1993 (22. 10. 93), Par. Nos. (0012), (0013); Fig. 2 (Family: none)	3-8, 12-14
Y	JP, 3-269376, A (Mitsubishi Electric Corp.), November 29, 1991 (29. 11. 91), Page 2, upper left column, lines 3 to 16, lower left column, lines 1 to 5; Fig. 3 (Family: none)	7 - 8
Y	JP, 59-500891, A (Micro Component Technology, Inc.), May 17, 1984 (17. 05. 84), Page 10, lower right column, line 24 to page 11, upper left column, line 9; page 22, lower right column, lines 21 to 24; Fig. 7 & WO, 83/04315, A & US, 4517512, A & EP, 108790, A & IT, 8321168, A & CA, 1208373, A	7
A	JP, 2-66476, A (NEC Kyushu Co., Ltd.), March 6, 1990 (06. 03. 90), Full text; Fig. 1 (Family: none)	1 - 14
P,A	JP, 9-281195, A (Tokyo Electron Ltd.), October 31, 1997 (31. 10. 97), Full text; Fig. 2 (Family: none)	1-2, 9-11

